In a multiprocessor system on chip (MPSoC) 
INTRODUCTION
With the development of newer technologies, more devices have been integrated into a single chip. Three dimensional (3D) integration of circuit is a recent trend employed in the VLSI industry for improving the performance of the devices. The stacked devices in different layers communicate through special interconnects called Through Silicon Vias (TSV). The main drawback of 3D stacking is the considerable rise in the temperature which can eventually lead to the damage of the device. A thermal aware architecture is very essential to solve this problem. The first step in the design of such architecture is to find out the heat dissipating devices and analyse the temperature developed in different floorplans. Here we have done experiments to find out the extent to which the temperature can shoot up in 2D and 3D IC with four processors with the help of Hotspot simulator. This simulator takes the files with floorplan and power of devices as inputs. All the processors used in our experiments were identical. Each of them consumed 50. 9 Watt power in the active mode.
PROBLEM FORMULATION
Now-a-days, high importance is given to three dimensional integration of the circuits. Experiments have been done by Annmol Cherian et al to analyze the static power dissipation in 3D stacked memories for modelling inter-layer temperatures [4] . The authors have studied various second order effects of the transistors and static power dissipation of memory is analyzed. Gabriel H. Loh conducted special studies on improving speed of 3D DRAM by changing the organization [8] . Loh proposed the idea of combining Vector Bloom Filter with dynamic MSHR capacity tuning to address L2 miss handling architecture (MHA). Optimized architectures for 3D stacked memories to overcome the memory bandwidth problem have been proposed by Dong Hyuk Woo et al [15] . A new technique called SMART-3D has been proposed to increase the speed of the memory. This technique reduces the energy consumption in L2 caches and 3D DRAM. In short, lots of research works are going on in the field of 3D integration of memories. The heat generated in a device mainly depends on the power that it dissipates. Compared to memories the power consumed by the processors is very high. Hence the processors are the highest heat dissipating devices and more importance should be given to the processor temperature analysis. It is in this context, our experiments with 2D & 3D stacked processors gain relevance. Moreover, 3D integration has got many challenges associated with it. 3D circuits are more susceptible to noise and stress failures due to rise in temperature. As this affects the reliability of the chip very much a thermal aware floorplan is of prime importance.
2-DIMENSIONAL DESIGN AND ANALYSIS
Four simulations were carried out with 2D floorplan. The set up for all the four simulations were same. A square shaped Silicon substrate with width 0.016m was taken. The total Silicon area was .000256 m 2 and the area occupied by a single processor was .000016 m 2 . In the first simulation the heat dissipated by a single processor has been studied [3] . This work has been done previously by Ramya Menon C. et. al. to study the affect of area occupied by the processor on Silicon. In each new generation, this area is scaled down. The temperature and area maintains an inverse relationship, as one (area) decreases, the other (temperature) increases. The next three simulations were carried out with four processors in different floorplans. In the second simulation all the processors were placed adjacent to each other. In the third simulation all the processors were placed diagonally and in the fourth one, the processors were placed at the four corners of the substrate.
Design with Single Processor to Identify Hotspot Location and Temperature
A single processor was placed in the bottom right corner of the substrate [3] . The highest temperature location (hotspot) was in the processor area. The peak temperature obtained was 354.96K and the lowest was 323.19K. The thermal profile obtained is as shown in fig.1 . The hotspot is in deep red color and the coolest region is in dark blue color. As the temperature increases the color gradually changes in the order dark blue, light blue, green, yellow, orange and finally red. 
Design with Adjacent Processors
Here, the processors were placed adjacent to each other in a single line. The thermal profile obtained is shown in fig.2 . The highest temperature obtained was 380.65K and the lowest temperature obtained was 339.97K. The hotspot was mainly located in the two processors located in the middle. 
Design with Diagonally Placed Processors
The four processors were placed diagonally in the substrate. The thermal profile obtained is shown in fig.3 . Here also the hotspot developed in the two processors placed in the middle. The highest temperature developed was 376.21K and the lowest was 343.23K. 
Design with Best Balanced Temperature
In this design, the four processors were placed at the corners of the substrate. This was an arrangement in which the processors were placed at maximum distance from each other. The thermal profile is shown in fig.4 . The hotspot developed in each of the processor units. The hotspot temperature was noted as 372.76K and the least temperature was 344.52K. 
Result Analysis of 2D Design
The highest and lowest temperature obtained in each of the 2D design is shown in table.1. There were three 2D simulations with 4 processors-simulation 2 (EXP 2), simulation 3 (EXP 3) & simulation 4 (EXP 4). Fig.5 shows the plot of highest and lowest temperatures in each of these designs. The x-axis shows simulation number and the y-axis shows the temperature (T) in Kelvin (K). 
3-DIMENSIONAL INTEGRATION AND THERMAL ANALYSIS
In the second phase simulations, the four processors were three dimensionally stacked in three layers. The bottom layer (layer 0) was a Silicon layer with two processors. The intermediate layer (layer 1) was the thermal interface material (TIM). The top layer (layer 2) was another Silicon layer with two processors. In the different simulations the floorplans of the Silicon layers was varied. TIM used here was epoxy based resin.
Design with Direct Vertical Stacking
The floorplans of different layers in this design were as shown in the figure 6. The shaded region represents the processors in layers 0 and 2. The two processors in the layer 2 were vertically above those in layer 0. The aim of this was to find maximum temperature generated in the processor units. After stacking all the three layers one above the other, the temperature developed in each of the units increased. The result is shown in table 2. The processors in layer 0 had highest temperatures, 392.72K. TIM in between the processors had a temperature of 388.07K. 
Design with Indirect Vertical Stacking
In this design, the floorplans of different layers were as shown in the figure 8. The shaded region represents the processors in layers 0 and 2. Layer0 in this experiment had the same floorplan as the layer 0 of fig.6 . In layer 2 the processors were placed in the other two corners so that there was no processor exactly above the other. 
Design with Direct Diagonal Vertical Stacking
The floorplan of this design is as shown in figure 9 . The processors were placed in the diagonally opposite corners in each Silicon layer. The processors in layer 2 were exactly above the processors in layer 0. The temperature values were analysed after stacking all the three layers one above the other. The result is shown in table 4. The processors in layer 0 developed a temperature of 390.57K and that in the layer 2 developed a temperature of 370.41K. TIM in between processors had a temperature of 385.92K. 
Design with Indirect Diagonal Vertical Stacking
The floorplan is as shown in fig.11 . Here also the processors were placed in diagonally opposite corners of the silicon layers. But none of the processors were exactly above the other in different layers. Layer 0 Layer 1 Layer 2 Figure 11 . Floorplan with indirect diagonal vertical stacking
The result obtained after stacking all the three layers one above the other is shown in table 5. The processors in the layer 0 attained a temperature of 377.22K and those in layer 2 attained a temperature of 356.98K. 
Result Analysis of 3D Experiments
The temperature developed in the processors in different layers of 3D experiments is shown in table 6. Figure 12 shows the plot of temperatures given in table 6. 
CONCLUSIONS & FUTURE WORK
As the number of processors increases the hotspot temperature increases. From the 2D experiments arranging the neighbouring processors diagonally is a thermal aware design compared to adjacent placement. The processors should be far away from each other as much as possible. From the 3D experiments, a processor should not be stacked vertically above the other. In all the 3D experiments the bottom layer (layer 0) processors developed higher temperatures when compared to layer 2 processors. The interesting fact noted was that the layer 0 and layer 2
temperatures differed approximately by 20K in all the experiments. In the experiments with one processor vertically stacked above the other, the TIM in between them had a temperature higher than that of layer 2 processor but lower than that of layer 0 processor. The 3D experiments in which the processors were not vertically stacked above the other (EXP 2 & EXP 4) gave same processor temperature values. Now that the peak temperature values and the floorplans that minimizes these have been found out, our next step is to work on the thermal management solutions for 3D integrated circuits which can further reduce the hotspot temperature. We will also work on TSV modelling. As TSV penetrates through the various Silicon layers the temperature analysis will become more complicated. Thermal Through Silicon Via (TTSV) will also be introduced and analysed.
